JPH0452553B2 - - Google Patents

Info

Publication number
JPH0452553B2
JPH0452553B2 JP16952382A JP16952382A JPH0452553B2 JP H0452553 B2 JPH0452553 B2 JP H0452553B2 JP 16952382 A JP16952382 A JP 16952382A JP 16952382 A JP16952382 A JP 16952382A JP H0452553 B2 JPH0452553 B2 JP H0452553B2
Authority
JP
Japan
Prior art keywords
signal
output
counter
input data
preset value
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP16952382A
Other languages
English (en)
Japanese (ja)
Other versions
JPS5960718A (ja
Inventor
Michio Kawase
Tadahiro Wada
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP16952382A priority Critical patent/JPS5960718A/ja
Publication of JPS5960718A publication Critical patent/JPS5960718A/ja
Publication of JPH0452553B2 publication Critical patent/JPH0452553B2/ja
Granted legal-status Critical Current

Links

Classifications

    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11BINFORMATION STORAGE BASED ON RELATIVE MOVEMENT BETWEEN RECORD CARRIER AND TRANSDUCER
    • G11B20/00Signal processing not specific to the method of recording or reproducing; Circuits therefor
    • G11B20/10Digital recording or reproducing
    • G11B20/14Digital recording or reproducing using self-clocking codes
    • G11B20/1403Digital recording or reproducing using self-clocking codes characterised by the use of two levels

Landscapes

  • Engineering & Computer Science (AREA)
  • Signal Processing (AREA)
  • Signal Processing For Digital Recording And Reproducing (AREA)
JP16952382A 1982-09-30 1982-09-30 セルフクロック装置 Granted JPS5960718A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP16952382A JPS5960718A (ja) 1982-09-30 1982-09-30 セルフクロック装置

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP16952382A JPS5960718A (ja) 1982-09-30 1982-09-30 セルフクロック装置

Publications (2)

Publication Number Publication Date
JPS5960718A JPS5960718A (ja) 1984-04-06
JPH0452553B2 true JPH0452553B2 (en]) 1992-08-24

Family

ID=15888078

Family Applications (1)

Application Number Title Priority Date Filing Date
JP16952382A Granted JPS5960718A (ja) 1982-09-30 1982-09-30 セルフクロック装置

Country Status (1)

Country Link
JP (1) JPS5960718A (en])

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
FR2579042B1 (fr) * 1985-03-18 1987-05-15 Bull Micral Procede d'extraction d'un signal d'horloge synchrone a partir d'un signal code en simple ou double intensite, et dispositif permettant la mise en oeuvre du procede

Also Published As

Publication number Publication date
JPS5960718A (ja) 1984-04-06

Similar Documents

Publication Publication Date Title
US4795985A (en) Digital phase lock loop
JPS6338584Y2 (en])
JPH0223945B2 (en])
JPS6236430B2 (en])
EP0395347B1 (en) Sampling frequency reproduction system
JPS62234421A (ja) 位相ロツクル−プ
JPH0230108B2 (en])
JPH0452553B2 (en])
JPS6249663B2 (en])
JPH0247653Y2 (en])
JPS6128220A (ja) 同期回路
JP2675096B2 (ja) 再生信号補正方法
JPH0159669B2 (en])
JPS63111724A (ja) クロツク再生位相同期回路
JP3462896B2 (ja) Efm信号用同期信号発生器
JPH0249573B2 (en])
JPS6214900B2 (en])
JPS6353628B2 (en])
JPH05182356A (ja) 情報記録再生装置の位相同期回路
JPS6058620B2 (ja) 位相同期回路
JP2822410B2 (ja) フロッピーディスク再生装置
JPS5873049A (ja) 電子編集における位相整合方式
JP2576547B2 (ja) クロック信号再生回路
JPH01155571A (ja) クロック発生回路
JPH0211048B2 (en])